

FIG. 1A




FIG. 1B




FIG. 1C




FIG. 1D





FIG. 1E



**FIG. 2A**




FIG. 2B




FIG. 3A



Parameter	Symbol	Conditions	min	typ	max	Units
Power Supply IO	PVDD		1.25		2.5	V
Power Supply CORE	CVDD	CVDD ≤ PVDD	1.25		2.5	V
Power Dissipation IO	P <sub>IO</sub>	VDD=2.5V		0.13		μW/tap/
Power Dissipation CORE	P <sub>CORE</sub>			0.18		kHz
Input High Voltage	V <sub>IH</sub>			PVDD		V
Input Low Voltage	V <sub>IL</sub>			0		V
Master Clock Frequency	F <sub>CLK</sub>	VDD=2.5V	0		37	MHz
Interface Clock Frequency	F <sub>CLK_INT</sub>			≤ F <sub>CLK</sub> /2		MHz
Supply at F <sub>CLK</sub> =20MHz	VDD		1.6			V

FIG. 3B




FIG. 3C




FIG. 3D




FIG. 4A




FIG. 4B




FIG. 4C





FIG. 4D

**400**

---



**FIG. 4E**